Store 5198


RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python - Ashwin Rajesh - Ashwin-Rajesh


GitHub		https://github.com/Ashwin-Rajesh/RiSC-16
Size		960K (956K (+4K))
Commits		77 (0 (+77))
Update Stats		0s ... 4s [Ø (last 10) 1s (1,1,1,1,1,1,1,1,1,1))]
Last Change		2024-01-14 20:20:15
Last Check		2025-07-01 03:46:39
Created		2024-01-14 20:20:15

Messages as of last check on 2025-07-01 03:46:39

Operation

Verifying url ...