This is a test suit spacewire using a model on systemC with a verilog with graphical interface - Latin American Group Integrated Circuits Development Open Source - GLADICOS