Toggle navigation
Mirror (Self)
↗️Home
Issues
Disabled
Statistics
Projects
Contact
Spec
Search
Submit
Private
SCR1 is a high-quality open-source RISC-V MCU core in Verilog - Syntacore - syntacore
VCS
#Forks
Repository
GitHub
290
https://github.com/syntacore/scr1
Contact information
Mail to
Andreas Kupries