Toggle navigation
Mirror (Self)
↗️Home
Issues
Disabled
Statistics
Projects
Contact
Spec
Search
Submit
Private
SPI Verilog Master & Slave modules - FreeCores - freecores
VCS
#Forks
Repository
GitHub
0
https://github.com/freecores/spi
verilog
master_slave
Contact information
Mail to
Andreas Kupries
GitHub
Mirror (Self)