A tool that converts SystemVerilog to Verilog. Use Design Compiler, so it is 100% compatible. - Bespoke Silicon Group - bespoke-silicon-group

VCS #Forks Repository
GitHub GitHub 9 https://github.com/bespoke-silicon-group/bsg_sv2v

Contact information

Mail to Andreas Kupries