Store 5316


CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals. - OpenHW Group - openhwgroup


GitHub		https://github.com/openhwgroup/cvw
Size		56.8M (56.7M (+100K))
Commits		19172 (19167 (+5))
Update Stats		2s ... 14s [Ø (last 10) 6s (6,5,6,5,6,5,6,6,6,6))]
Last Change		2025-09-12 13:06:48
Last Check		2025-09-12 13:06:24
Created		2024-02-17 18:25:42

Messages as of last check on 2025-09-12 13:06:24

Operation

Verifying url ...