An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more - UC Berkeley Architecture Research - ucb-bar |
https://github.com/ucb-bar/chipyard | ||
Size | 68.0M (68.0M (+20K)) | |
Commits | 7290 (7289 (+1)) | |
Update Stats | 0s ... 13s [Ø (last 10) 6s (7,7,6,7,6,7,6,6,6,5))] | |
Last Change | 2025-06-17 04:26:47 | |
Last Check | 2025-06-29 14:06:42 | |
Created | 2023-03-30 00:01:28 |
Operation
Verifying url ...
Mail to Andreas Kupries