Mirror (Self)

SystemC to Verilog Synthesizable Subset Translator - FreeCores - freecores

VCS #Forks Repository
GitHub GitHub 6 https://github.com/freecores/sc2v

Contact information

Mail to Andreas Kupries